

[illegible]

\* \* \* \* \*

\* \* \* \* \*

**ATTORNEY'S DOCKET NO. PH5-075**

1 **TECHNICAL FIELD**

2 The present invention provides communication devices, communication  
3 systems, a Bluetooth communication protocol communication device, and  
4 communication methods.

5  
6 **BACKGROUND OF THE INVENTION**

7 Conventional cordless telephone configurations include a handset coupled  
8 via radio connection with a base station. The base station is usually  
9 connected by wire to a traditional Public Switched Telephone Network (PSTN)  
10 or an Integrated Services Digital Network (ISDN). The development of new  
11 cordless standards which are based upon digital technology provides a broad  
12 spectrum of applications. Exemplary cordless applications include wireless  
13 Private Automatic Branch Exchange (PABX), wireless Local Area Network  
14 (LAN), Telepoint, and Radio Local Loop. Cordless standards include for  
15 example Digital Enhanced Cordless Telecommunications (DECT), Bluetooth,  
16 GSM, PHS, AMPS, IS54 or IS95. The digital cordless telephones represent  
17 a valid alternative to cellular phones in densely populated areas.

18 DECT is a cordless standard defined as a Multicarrier (MC), Time  
19 Division Multiple Access (TDMA)/Time Duplex Division (TDD) system. Time  
20 is divided in the DECT standard into frames of 10 ms. Each frame is  
21 divided into 24 full slots. The standard also allows for half slots and double  
22 slots of data.

23 In order to be able to support multiple channels, a DECT base station  
24 compresses and transmits 10 ms of speech during one full slot. This means

1 that 10 ms of speech are actually sent over the radio in 416  $\mu$ s. Every  
2 active connection makes use of two slots, one for receiving and one for  
3 transmitting. For example, if the slots in a DECT frame are numbered from  
4 0 to 23, the first 12 slots (0-11) are used for transmission from the base  
5 station to the handset and the remaining slots are used for handset to base  
6 station transmission. A base station transmitting to a given handset in slot  
7 N receives from this handset in slot N plus 12, or in other words, half a  
8 frame later. Accordingly, a DECT base station is able to support up to 12  
9 active voice connections at the same time.

10 The total number of bits within a conventional DECT slot is 480.  
11 With 24 slots and a 10 ms frame, a gross bit rate of 1.152 Mbits/s is  
12 provided. Once the DECT slot has been formatted, it is transmitted using  
13 one of 10 radio frequencies specified within the DECT standard. For  
14 example, the frequency band assigned to DECT in Europe is between 1,880  
15 and 1,900 MHz, with a spacing of 1.728 kHz between adjacent frequencies.  
16 The transmission frequency for each channel is chosen dynamically based upon  
17 a Radio Signal Strength Indication (RSSI). Each active slot in the DECT  
18 frame may be transmitted and received on any of the 10 frequencies.

19 In exemplary communication systems, a first communication unit  
20 transmits voice samples to its counterpart unit. The TDMA structure is  
21 utilized to transmit and receive packets via a radio frequency (RF) channel to  
22 implement the exchange of voice samples between the two units. In typical  
23 digital communication systems, voice data is typically provided in an 8 kHz  
24 sample stream.





communicating a higher number of speech samples but a lower number of FEC bits.

Referring to Fig. 2, conventional voice packet switching according to the Bluetooth communication protocol is illustrated. Graph 2 corresponds to accessing data with respect to a high portion and a low portion of a first transmit buffer shown in Fig. 3. Data is written to the buffer from a data side and accessed from the buffer from a packet side in graph 2.

Graph 3 corresponds to accessing data with respect to a high portion and a low portion of a first receive buffer shown in Fig. 3. Data is read from the buffer from a data side and written to the buffer from a packet side in graph 3.

Graph 4 corresponds to accessing data with respect to a high portion and a low portion of a second transmit buffer shown in Fig. 3. Data is written to the buffer from the port side and read from the buffer to a packet side in graph 4.

Graph 5 corresponds to accessing data with respect to a high portion and a low portion of a second receive buffer shown in Fig. 3. Data is written to the buffer from the packet side and read from the buffer to a port side in graph 5.

Graph 6 represents a TDMA frame structure comprising a plurality of TDD frames for the conventional operations.

Graph 7 represents transmit packets and graph 8 represents receive packets within a Bluetooth device. HV1 packets represent a minimum number of speech samples and a spacing of two slots for TDD frames -2, -1, 0.







Fig. 3 is a functional block diagram of a conventional buffer arrangement of a Bluetooth communication device.

Fig. 4 is a functional block diagram depicting an exemplary communication system.

Fig. 5 is a functional block diagram illustrating components of an exemplary communication device of the system of Fig. 4.

Fig. 6 is a functional block diagram illustrating an exemplary buffer configuration according to an aspect of the present invention.

Fig. 6A is a functional block diagram illustrating an alternative exemplary buffer configuration according to another aspect of the present invention.

Fig. 7 is an illustrative representation of communications intermediate communication devices of the system according to aspects of the present invention.

#### **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

According to a first aspect, a communication device comprises: a single buffer configured to store communication data; control circuitry coupled with the buffer and configured to generate a plurality of packets including different amounts of communication data from the buffer; and communication circuitry coupled with the control circuitry and configured to communicate the packets.











As shown, plural data paths 54, 56 are provided within communication device 22 intermediate data circuitry 30, and communication circuitry 32. Data path 54 may be referred to as a transmit path and data path 56 may be referred to as a receive data path. Data path 54 communicates data from data circuitry 30 to communication circuitry 32 while data path 56 communicates data from communication circuitry 32 to data circuitry 30.

Port interface 40 operates to communicate data intermediate data circuitry 30 and port DMA 42. Port DMA 42 and TDMA DMA 48 operate to address buffers 44, 46 to access (or extract) data and store data from a port side and a communication side, respectively, of buffers 44, 46.

In the described embodiment, buffers 44, 46 are individually implemented as a single cyclical buffer having a length to hold data for a packet with a longest interval time (e.g., to store the maximum amount of communication data to be communicated in a single packet using communication circuitry 32). Packets HV2 have the longest interval time in the described embodiment with lesser bit (FEC) protection. Other packets (e.g., HV1 packets) are communicated by devices 22 which include an amount of communication data different than the maximum amount stored by one of buffers 44, 46 as described below.

Data circuitry 30 operates to generate data to be communicated using communication circuitry 32 and/or to process data received from communication circuitry 32. In an exemplary embodiment, data circuitry 30 comprises data sampling circuitry which is configured in one exemplary arrangement to provide ADPCM samples of data to be communicated or to generate a













Control circuitry 51 is configured to switch between generation of packets of different packet types including different amount of communication data from a single one of buffers 44, 46 for respective transmit and receive operations. For example, control circuitry 51 is configured to extract communication data from only a portion of transmit buffer 44 for packets of a first packet type and the entire contents of transmit buffer 44 for packets of a second packet type.

Offset addressing (e.g., starting at address 10 of the appropriate buffer) may be selectively utilized to access or store data from only a portion of buffers 44, 46. Using TDMA address generation circuitry 38 and TDMA DMA 48, control circuitry 51 selectively offset addresses buffers 44, 46 from the data or packet side. For example, control circuitry 51 implements such offset addressing to extract communication data from second portion 62 of buffer 44. In such an example, control circuitry 51 offset addresses using an address of 10 to address portion 62 of buffer 44. Further, circuitry 36 and port DMA 42 may similarly implement offset addressing from the port sides of buffers 44, 46.

Control circuitry 51 is also configured to extract communication data only from a first portion of transmit buffer 44 (e.g. portion 60) for a first packet of a first packet type and only from a second portion of transmit buffer 44 (e.g. portion 62) for a second packet of the first packet type. In such an arrangement, control circuitry 51 addresses portion 60 for one packet of a first packet type and offset addresses second portion 62 for another packet of the first packet type.



1 correspond to packets of a second packet type having data for both portions  
2 64, 66 of buffer 46.

3 Graph 86 represents data extracted from buffer 46 by port DMA 42.  
4 RD1 and RD2 represent data extracted from respective portions 64, 66 of  
5 buffer 46.

6 Graph 88 represents a TDMA structure including a plurality of TDD  
7 frames used for communications via communication circuitry 32.

8 Graph 90 represents transmit data packets generated using packet  
9 composer 50.

10 Graph 92 represents packets received within packet composer 50 from  
11 communication circuitry 32.

12 The packet generation in the described embodiment allows the number  
13 of data samples such as speech samples to be communicated in respective  
14 packets to be different. A cyclical buffer principle works because the packet  
15 side accesses samples with respect to buffers 44, 46 of Fig. 6 in fast bursts,  
16 where the I/O port side accesses periodically. For example, for buffer 44,  
17 a sample 0 will be read by a packet just before a new sample is written at  
18 the same address by the I/O port side. For receive buffer 46, a packet will  
19 write a sample 0 just before it is read by the I/O port side. The packet  
20 side accesses the number of samples in line with the packet communication,  
21 whereas the I/O port side communicates samples at regular intervals. The  
22 number of samples in the packet are communicated in a shorter time, hence  
23 in fast bursts, than the same number of samples communicated at the I/O port  
24 side.





1 read by the port side during such given frame. In the depicted example,  
2 receive frame references of receive buffer 46 are shifted in time relative to  
3 transmit frame references of transmit buffer 44 and the TDMA frame reference  
4 of graph 88).

5 As shown in Fig. 7, data is written from a packet to second portion  
6 64 of receive buffer 46 (represented by HV1 WR2 in graph 84) while data  
7 from second portion 62 is read by the port side (represented by RD2 in  
8 graph 86). Such continues for both first portion 64 and second portion 66  
9 of buffer 46 during the high quality communications as shown. During  
10 receive communications, data is written from a packet (e.g., such as data  
11 sample 0) just before it is read by the port side.

12 At a moment in time intermediate frame 0 and frame 1 of graph 88  
13 corresponding to time portions 78 and 79, system controller 52 switches  
14 communications from a high quality voice link (HV1 packet type) to a lesser-  
15 quality voice link (HV2 packet type) with less bit protection than the high-  
16 quality voice link. Other communications via another link are possible during  
17 frame 2 and frame 4 during the second format communications period 79 as  
18 shown.

19 During transmit operations of second format communications (HV2  
20 packets), first portion 60 of transmit buffer 44 is written to by the port side  
21 during a given frame (WR1) and first portion 60 and second portion 62 are  
22 both read by the packet side for provision in a packet (represented by HV2  
23 RD). During a subsequent frame, the second portion 62 of transmit buffer  
24



